

APPLICATION

FOR

UNITED STATES LETTERS PATENT

TITLE:

**LIGHT MODULATOR HAVING PIXEL MEMORY
DECOUPLED FROM PIXEL DISPLAY**

INVENTOR:

THOMAS E. WILLIS

Prepared By:
Richard C. Calderwood
Reg. No. 35, 468

Express Mail No. EL414998579US

1
2
3
JW/AB
4 LIGHT MODULATOR HAVING PIXEL MEMORY
5 DECOUPLED FROM PIXEL DISPLAY

6
7 Related Applications

8 This application is a continuation-in-part application of U.S. Patent Application
9 number 10/XXX,XXX, entitled Digitally Driving Pixels From Pulse Width Modulated
10 Waveforms, filed on February 22, 2002.

11
12 Background

13 The present invention relates generally to displays, and more particularly, using
14 pulse-width modulation to drive one or more display elements of an electro-optical
15 display, for example, to digitally drive pixels from pulse width modulated waveforms in a
16 liquid crystal display, such as a silicon light modulator with digital storage.

17 Pulse-width modulation (PWM) has been employed to drive liquid crystal
18 displays (displays). A pulse-width modulation scheme may control displays, including
19 emissive and non-emissive displays, which may generally comprise multiple display
20 elements. In order to control such displays, the current, voltage or any other physical
21 parameter that may be driving the display element may be manipulated. When
22 appropriately driven, these display elements, such as pixels, normally develop light that
23 can be perceived by viewers.

24 In an emissive display example, to drive a display (e.g., a display matrix having a
set of pixels), electrical current is typically passed through selected pixels by applying a
voltage to the corresponding rows and columns from drivers coupled to each row and
column in some display architectures. An external controller circuit typically provides
the necessary input power and data signal. The data signal is generally supplied to the
column lines and synchronized to the scanning of the row lines. When a particular row is

1 selected, the column lines determine which pixels are lit. An output in the form of an
2 image is thus displayed on the display by successively scanning through all the rows in a
3 frame.

4 For instance, a silicon light modulator (SLM) uses an electric field to modulate
5 the orientation of a liquid crystal (LC) material. By the selective modulation of the liquid
6 crystal material, an electronic display may be produced. The orientation of the LC
7 material affects the intensity of light going through the LC material. Therefore, by
8 sandwiching the LC material between an electrode and a transparent top plate, the optical
9 properties of the LC material may be modulated. In operation, by changing the voltage
10 applied across the electrode and the transparent top plate, the LC material may produce
11 different levels of intensity on the optical output, altering an image produced on a screen.

12 Figure 7 illustrates a portion of a light engine or projector apparatus that utilizes
13 SLMs, as is known in the art. The projector includes a polarization beam splitter (PBS)
14 which passes light of a first polarization and reflects (at a 90 degree angle) light of a
15 second polarization. As illustrated, blue light of the first polarization and red light of the
16 second polarization enter the PBS, and the blue beam is passed through and the red beam
17 is reflected. Each beam is passed through a respective quarter-wave plate before striking
18 a respective SLM. Each SLM includes a pixel array for modulating the light, and a
19 reflective rear surface for reflecting the modulated beam back through the quarter-wave
20 plate to the PBS. The image-content-injected beams emerge from the PBS, and may then
21 be directed to e.g. a display device (not shown).

22 Typically, a silicon light modulator (SLM) is a display device where a liquid
23 crystal material (LC) is driven by circuitry located at each pixel. For example, when the
24 LC material is driven, an analog pixel might represent the color value of the pixel with a
25 voltage that is stored on a capacitor under the pixel. This voltage can then directly drive
26 the LC material to produce different levels of intensity on the optical output. Digital

1 pixel architectures store the value under the pixel in a digital fashion. In this case, it is
2 not possible to directly drive the LC material with the digital information, i.e., there needs
3 to be some conversion to an analog form that the LC material can use.

4 Pulse-width modulation (PWM) may be utilized for driving an SLM device.
5 However, several conventional PWM schemes add up non-overlapping waveforms to
6 build a PWM waveform. Unfortunately, these conventional ways of driving displays
7 using a typical PWM scheme may not be adequate, as multiple edges may get generated
8 in the PWM waveform. Using this approach, for example, the LC material may not be
9 driven by a signal that is a function of the desired color value. Therefore, such a multi-
10 edged PWM waveform that draws upon multiple non-overlapping pulses to build the
11 PWM waveform for driving a display device or display system architecture may not
12 precisely control the LC material being driven. Furthermore, this type of driving control
13 that simply uses a fixed waveform may not be easily tuned to a particular LC material.

14 Thus, better ways are desired to drive display elements in displays, especially in
15 digital pixel architectures.

16 Brief Description of the Drawings

17 Figure 1 is a schematic depiction of a display system according to an embodiment
18 of the present invention;

19 Figure 2 is a block diagram of a linear silicon light modulator with digital storage
20 employing linear pulse-width modulation (PWM), in accordance with one embodiment of
21 the present invention;

22 Figure 3 is a block diagram of a nonlinear silicon light modulator with digital
23 storage employing nonlinear pulse-width modulation, according to an alternate
24 embodiment of the present invention;

Figure 4A is a hypothetical graph of applied voltage versus time for a silicon light modulator (SLM) in accordance with one embodiment of the present invention;

3 Figure 4B is a hypothetical graph of adjusted applied voltage versus time for a
4 SLM in accordance with another embodiment of the present invention; and

5 Figure 5 is a flow chart of a PWM signal generator to digitally drive pixels from
6 pulse width modulated waveforms in accordance with one embodiment of the present
7 invention; and

8 Figure 6 is a flow chart of a control logic and a pixel logic consistent with one
9 embodiment of the present invention.

Figure 7 illustrates a simplified projection system according to the prior art, employing two SLMs.

12 Figure 8 illustrates one embodiment of the light modulator.

13 Figure 9 illustrates another embodiment of the light modulator.

Figure 10 illustrates yet another embodiment of the light modulator.

Figure 11 illustrates one embodiment of a physical layout of the light modulator.

Figure 12 illustrates one embodiment of a method of operation of the invention.

Detailed Description

18 While it will have been clear to the skilled reader of the parent application that the
19 presence of the term “silicon” in the phrase “silicon light modulator” is merely a
20 convenient and customary description in the art, and that neither the various
21 embodiments nor the claims of the parent application are limited to “silicon”, the inventor
22 chooses to expressly make the point here. SLMs may be built using a variety of
23 fabrication techniques, semiconductor materials, and so forth.

24 A display system 10 (e.g., a liquid crystal display (display), such as a silicon light
25 modulator (SLM)) shown in Figure 1 includes a liquid crystal layer 18 according to an

1 embodiment of the present invention. In one embodiment, the liquid crystal layer 18 may
2 be sandwiched between a transparent top plate 16 and a plurality of pixel electrodes 20(1,
3 1) through 20(N, M), forming a pixel array comprising a plurality of display elements
4 (e.g., pixels). In some embodiments, the top plate 16 may be made of a transparent
5 conducting layer, such as indium tin oxide (ITO). Applying voltages across the liquid
6 crystal layer 18 through the top plate 16 and the plurality of pixel electrodes 20(1, 1)
7 through 20(N, M) enables driving of the liquid crystal layer 18 to produce different levels
8 of intensity on the optical outputs at the plurality of display elements, i.e., pixels,
9 allowing the display on the display system 10 to be altered. A glass layer 14 may be
10 applied over the top plate 16. In one embodiment, the top plate 16 may be fabricated
11 directly onto the glass layer 14.

12 A global drive circuit 24 may include a processor 26 to drive the display system
13 10 and a memory 28 storing digital information including global digital information
14 indicative of a common reference and local digital information indicative of an optical
15 output from at least one display element, i.e., pixel. Based on a comparison of the global
16 and local digital information, the display system 10 may determine a transition separating
17 a first pulse interval and a second pulse interval in a modulated signal generated for at
18 least one display element, i.e., pixel. Accordingly, from the modulated signal, the display
19 element may be appropriately driven, providing the optical output based on the digital
20 information.

21 In some embodiments, the global drive circuit 24 applies bias potentials 12 to the
22 top plate 16. Additionally, the global drive circuit 24 provides a start signal 22 and a
23 digital information signal 32 to a plurality of local drive circuits (1, 1) 30a through (N, 1)
24 30b, each local drive circuit may be associated with a different display element being
25 formed by the corresponding pixel electrode of the plurality of pixel electrodes 20(1, 1)
26 through 20(N, 1), respectively.

1 In one embodiment, a liquid crystal over silicon (LCOS) technology may be used
2 to form the display elements of the pixel array. Liquid crystal devices formed using the
3 LCOS technology may form large screen projection displays or smaller displays (using
4 direct viewing rather than projection technology). Typically, the liquid crystal (LC)
5 material is suspended over a thin passivation layer. A glass plate with an indium tin
6 oxide (ITO) layer covers the liquid crystal, creating the liquid crystal unit sometimes
7 called a cell. A silicon substrate may define a large number of pixels. Each pixel may
8 include semiconductor transistor circuitry in one embodiment.

9 One technique in accordance with an embodiment of the present invention
10 involves controllably driving the display system 10 using pulse-width modulation
11 (PWM). More particularly, for driving the plurality of pixel electrodes 20(1,1) through
12 20(N, M), each display element may be coupled to a different local drive circuit of the
13 plurality of local drive circuits (1, 1) 30a through (N, 1) 30b, as an example. To hold
14 and/or store any digital information intended for a particular display element, a plurality
15 of digital storage (1, 1) 35a through (N, 1) 35b may be provided, each digital storage may
16 be associated with a different local drive circuit of the plurality of local drive circuits (1,
17 1) 30a through (N, 1) 30b, for example. Likewise, for generating a pulse width
18 modulated waveform based on the respective digital information, a plurality of PWM
19 devices (1, 1) 37a through (N, 1) 37b may be provided in order to drive a corresponding
20 display element. In one case, each PWM device of the plurality of PWM devices (1, 1)
21 37a through (N, 1) 37b may be associated with a different local drive circuit of the
22 plurality of local drive circuits (1, 1) 30a through (N, 1) 30b.

23 Consistent with one embodiment of the present invention, the global drive circuit
24 may receive video data input and may scan the pixel array in a row-by-row manner to
25 drive each pixel electrode of the plurality of pixel electrodes 20(1,1) through 20(N, M).
26 Of course, the display system 10 may comprise any desired arrangement of one or more

1 display elements. Examples of the display elements include silicon light modulator
2 devices, emissive display elements, non-emissive display elements and current and/or
3 voltage driven display elements.

4 Generally, a silicon light modulator (SLM) is a display device where a liquid
5 crystal material (LC) is driven by circuitry located under each pixel. Of course, there are
6 many reasonable pixel architectures for these devices, each of which have implications
7 on how the LC material is driven. For example, an analog pixel might represent the color
8 value of the pixel with a voltage that is stored on a capacitor under the pixel. This
9 voltage can then directly drive the LC material to produce different levels of intensity on
10 the optical output. Digital pixel architectures store the value under the pixel in a digital
11 fashion. In this case, it is not possible to directly drive the LC material with the digital
12 information, i.e., there needs to be some conversion to an analog form that the LC
13 material can use. Therefore, pulse-width modulation (PWM) is utilized for generating
14 color in an SLM device in one embodiment of the present invention. This enables pixel
15 architectures that use pulse-width modulation to produce color in SLM devices. In this
16 approach, the LC material is driven by a signal waveform whose “ON” time is a function
17 of the desired color value.

18 More specifically, one embodiment of the display system 10 may be based on a
19 digital system architecture that uses pulse-width modulation to produce color in silicon
20 light modulator devices arranged in a matrix array comprising a plurality of digital pixels,
21 each digital pixel including one or more sub-pixels. In one case, the matrix array may
22 include a plurality of columns and a plurality of rows. The columns and rows may be
23 driven by a separate global drive circuit, which may enable localized generation of a
24 pulse width modulated voltage or current waveforms at a digital pixel level to drive the
25 plurality of digital pixels. Alternatively, the plurality of digital pixels may be configured
26 in any other useful or desirable arrangement.

202201090800

1 In essence, to digitally drive the digital pixels according to the present invention,
2 one operation may involve storing respective digital information received over the digital
3 information signal 32 at each digital storage 37 associated with a different local drive
4 circuit 30, for driving an associated pixel electrode 20 of the corresponding display
5 element, for example. To indicate the lengths of the first and second pulse intervals
6 forming the modulated signal, a particular timing providing a desired transition may be
7 derived based on the digital information. In turn, the lengths of the first and second pulse
8 intervals of the modulated signals may control the optical output of each display element
9 within a refresh period.

10 For some embodiments, providing the local digital information may include
11 dynamically receiving video data associated with each display element. However,
12 receiving the video data, in one embodiment, includes programmably receiving at least
13 one pixel value for each display element. The digital information may be programmably
14 stored in at least one register associated with each display element. Then, for each
15 display element, a duration of illumination, i.e., an “ON” time within the refresh period
16 may be caused based on the length of the first pulse interval of the modulated signal.

17 When the display element receives the global and local digital information, the
18 global digital information may be compared to the local digital information to determine
19 a desired timing for a particular single transition in the modulated signal. As a result, this
20 comparison may cause the particular single transition to occur in the modulated signal
21 applied to the display element. Moreover, by varying the duration of application of the
22 modulated signal to the display element, however, an optical output from the display
23 element may be selectively adjusted based on this comparison. This selective adjustment
24 feature may be utilized to compensate for a display nonlinearity of one or more display
25 elements in one embodiment. To further nonlinearly modulate the optical output from
26 the display element, the particular single transition may also be selectively delayed.

1 Following the general architecture of the display system 10 of Figure 1, a linear
2 silicon light modulator (SLM) 50 shown in Figure 2 includes a controller A 55 to
3 controllably operate the linear SLM 50. For the purposes of storing digital information,
4 the linear SLM 50 may further include a pixel source A 60. The pixel source A 60 stores
5 pixel data A 65 comprising digital information that may include global digital
6 information and local digital information in accordance with one embodiment of the
7 present invention.

8 Although the scope of the present invention is not limited in this respect, pixel
9 source A 60 may be a computer system, graphics processor, digital versatile disk (DVD)
10 player, and/or a high definition television (HDTV) tuner. In addition, pixel source A 60
11 may not provide pixel data A 65 for all of the pixels in the display system 10. For
12 example, the pixel source A 60 may simply provide the pixels that have changed since
13 the last update since in some embodiments having appropriate storage for all the pixel
14 values, it will ideally know the last value provided by the pixel source A 60.

15 The linear SLM 50 may further comprise a plurality of signal generators 70(1)
16 through 70(N), each signal generator associated with at least one display element. Each
17 signal generator 70 may be operably coupled to the controller A 55 for receiving
18 respective digital information. When appropriately initialized, each signal generator 70
19 may determine a transition in a linearly pulse width modulated waveform based on the
20 digital information to drive a different display element.

21 As shown in Figure 2, in one embodiment, the controller A 55 may incorporate a
22 control logic A 75 and a counter 80 (e.g., n-bit wide). The control logic A 75 may
23 controllably operate each display element based on respective digital information. To
24 this end, the counter 80 may provide global digital information indicative of a
25 dynamically changing common reference, i.e., a count, to each display element.

1 In the illustrated embodiment, each signal generator 70 of the plurality of signal
2 generators 70(1) through 70(N), may comprise a respective register 85 of a plurality of
3 registers 85(1) through 85(N), a respective comparator 92 of a plurality of comparators
4 92(1) through 92(N), a respective PWM driver circuitry 94 of a plurality of PWM driver
5 circuitry 94(1) through 94(N) to drive a corresponding pixel electrode 96 of a plurality of
6 pixel electrodes 96(1) through 96(N). Each register 85 of the plurality of registers 85(1)
7 through 85(N) may retain for further processing the associated digital information
8 including a corresponding pixel value 90 of a plurality of pixel values 90(1) through
9 90(N) and/or the count to generate a corresponding linearly pulse width modulated
10 waveform.

11 Again, following the general architecture of the display system 10 of Figure 1, a
12 nonlinear silicon light modulator (SLM) 100 shown in Figure 3 includes a controller B
13 105 to controllably operate the nonlinear SLM 100. The nonlinear SLM 100 may further
14 include a pixel source B 110 for storing digital information. In accordance with one
15 embodiment of the present invention, the pixel source B 110 stores pixel data B 115
16 comprising digital information that may include global digital information and local
17 digital information associated with one or more display elements. The nonlinear SLM
18 100 may further comprise a plurality of signal generators 120(1) through 120(M) where
19 each signal generator 120 may be operably coupled to the controller B 105 for receiving
20 respective digital information for operating any associated display element. In operation,
21 a single transition in a nonlinearly pulse width modulated waveform to drive a different
22 display element, may be determined by each signal generator 120 based on the digital
23 information provided and when appropriately initialized.

24 Referring to Figure 3, in one embodiment, the controller B 105 may include a
25 control logic B 125, a counter 130 (e.g., m-bit wide), and a look-up-table (LUT) 132.
26 Each display element may be nonlinearly operated by the control logic B 125 based on

1 respective digital information retrieved from the LUT 132. Here, again global digital
2 information indicative of a dynamically changing common reference, i.e., a count, may
3 be provided to each display element by the counter 130 via the LUT 132.

4 Each signal generator 120 of the plurality of signal generators 120(1) through
5 120(M), in the depicted embodiment, may comprise a respective register 135 of a
6 plurality of registers 135(1) through 135(M), a respective comparator 142 of a plurality of
7 comparators 142(1) through 142(M), a respective PWM driver circuitry 144 of a plurality
8 of PWM driver circuitry 144(1) through 144(M) to drive a corresponding pixel electrode
9 146 of a plurality of pixel electrodes 146(1) through 146(M). Each register 135 of the
10 plurality of registers 135(1) through 135(M) may store the associated digital information
11 including a corresponding pixel value 140 of a plurality of pixel values 140(1) through
12 140(M) and the count to generate a corresponding nonlinearly pulse width modulated
13 waveform. As described earlier in the context of the linear SLM 50 of Figure 2, in a
14 similar fashion, the corresponding nonlinearly pulse width modulated waveform may be
15 formed for a corresponding pixel electrode 146 of a plurality of pixel electrodes 146(1)
16 through 146(M).

17 Figure 8 shows another embodiment of the invention. A display system 310
18 includes a pixel source 312 which sends pixel data values to a pixel storage 314 over a
19 suitable communication link 313. In the simplified example shown, the pixel storage is
20 represented as being only a register or other suitable storage for storing a single pixel's
21 data value; however, the skilled reader will understand that this simplification is only for
22 ease in explanation. The pixel storage provides its stored value as a first (A) input to a
23 comparator 316. In the illustrated embodiment, the comparator performs a "greater than
24 or equal to" comparison, as denoted by "A >= B?" Other comparisons may be used in
25 other embodiments, such as "A > B?" or "A <= B?" with appropriate modification to the
26 PWM scheme and counter. (For example, the counter could count downward and the

1 pixel could be turned ON when the appropriate count value is reached, rather than being
2 turned off as in the illustrated embodiment.) Furthermore, the reader will appreciate that
3 digital functions other than comparison could be employed, and that a comparison is only
4 one example of a suitable digital function.

5 The other (B) input to the comparator comes from a global counter 318. The
6 counter is an n-bit counter, wherein "n" is the number of bits of color depth in the
7 particular pixel. The skilled reader will appreciate that, in various embodiments of the
8 system, there may be more than one such global counter 318. For example, a particular
9 application may call for a red-green-blue (RGB) color scheme using 16 bits to represent
10 the three sub-pixels, and in which red and blue each have five bits and green has six bits
11 of the sixteen. In such a case, the "green pixels" (which may alternatively be called
12 sub-pixels) may be driven by a global six-bit counter, while the red and blue sub-pixels
13 may be driven by a global five-bit counter. In other embodiments, a single, configurable
14 or programmable counter may be used in an interleaved or time-sliced mode in which, for
15 example, it counts to a first value for the red pixels, a second value for the green pixels,
16 and a third value for the blue pixels. The skilled reader will appreciate other such
17 permutations of this invention, in view of this disclosure. For example, the invention is
18 not limited to use in the RGB color space. As another example, the invention may find
19 utility outside the realm of SLMs, such as in driving flat panel plasma or LCD displays or
20 the like.

21 The counter and the comparator are controlled by control logic 320 over links 319
22 and 321, respectively. The output of the comparator is provided to the pixel electrode 326
23 which controls the display of the liquid crystal pixel 328. In embodiments in which the
24 output of the comparator is not suitable for directly powering the electrode, the output
25 may be buffered or otherwise enhanced, such as by a D flip-flop 322 and other suitable
26 means (not shown).

1 Figure 9 illustrates an embodiment of the invention, similar to that of Figure 8
2 but, rather than illustrating only a single pixel's associated circuitry, multiple pixels'
3 circuitry 330 is shown. The pixel source feeds a memory array 332, whose contents are
4 provided to multiple comparators (such as one per column, typically), which in turn drive
5 a pixel array 334. The memory array is indicated as an "nx by y memory array" to
6 suggest that it is x rows by y columns, and n bits per pixel (or, more accurately,
7 sub-pixel).

8 The memory array 332 is physically decoupled and distinct from the pixel array.
9 This enables the memory array and pixel array to scale independently. That is,
10 improvements or changes in the circuitry, configuration, layout, size, etc. of one of them
11 can be made independently of any such changes (or lack thereof) in the other. It may
12 often be the case that the pixel array cells (each of which may now typically include in its
13 driver circuitry a comparator, a flip-flop, and an electrode) can be manufactured at a
14 much smaller size than if each were also required to include a storage device for storing
15 the pixel value. It may also be the case that the separated pixel array and memory array
16 can be fabricated on more convenient areas of a die, on separate die, or even using
17 different fabrication or semiconductor technologies.

18 Figure 10 illustrates another embodiment of a system 340 utilizing this invention.
19 This embodiment is of the lookup table variety discussed above, and includes the distinct
20 memory array and pixel array, as well as the lookup table 342 and m-bit counter 344.

21 The reader will appreciate that, while Figures 9 and 10 illustrate embodiments in
22 which an nx-by-y memory array drives an x-by-y pixel array, other configurations of the
23 memory array are within the scope of this invention. For example, the memory array
24 could be built as an nx/2-by-2y array, or any other configuration suitable to the
25 application at hand. The reader will also appreciate that various other embodiments of
26 utilizing the comparators are within the scope of this invention. For example, rather than

1 having one comparator per column, adjacent columns could share a time-multiplexed
2 comparator. Or, all columns could share a single time-multiplexed comparator. At the
3 other extreme, each pixel could have its own comparator.

4 Figure 11 illustrates one exemplary layout of a spatial light modulator 350
5 constructed according to the principles of this invention. The light modulator may include
6 a source input at which it receives pixel data values from an external pixel source.
7 Alternatively, the pixel source may be integral with the light modulator. The pixel data
8 are provided from the source input to a pixel memory array, which may be arranged in
9 rows and columns. In the example shown, there are eight rows of pixel data (R0 to R7),
10 and eight columns of pixel data (C0 to C7), and a redundant column (Cr) which may be
11 utilized, using conventional means, for providing redundancy and repair facilities such
12 that the memory array as a whole continues to function even with the loss of one or more
13 of its memory cells, as is well understood in the art.

14 Control logic provides control signals to the pixel memory array, to a pixel
15 display array, and to the counter. Alternatively, a lookup table (LUT) may be employed,
16 as explained above.

17 The pixel memory array and the pixel display array are physically distinct. That
18 is, the cells of the pixel memory array (or at least some of them, in some embodiments)
19 are located outside the boundaries of the pixel display array. The circuitry required
20 beneath each display pixel is thus reduced, by moving at least its associated pixel data
21 value storage cell to the outside location. The size of each display pixel can be reduced,
22 and thus the resolution of the display is improved. The PWM update is decoupled from
23 the pixel value update. This may, in some cases, enable a higher quality display. The
24 memory array can be whatever size it needs to be, generally without impacting the
25 display pixel size. Redundant memory cells, and other desirable features, can be added to
26 the memory array generally without impacting the size of the pixel display or its

1 individual cells. In some embodiments, it may prove desirable to provide some level of
2 storage within some or all of the pixel display array cells, while also providing additional
3 pixel data value storage outside the display area.

4 Alternatively, Figure 11 may be understood to represent a liquid crystal display, a
5 plasma display, organic light emitting diode (OLED) display, or other such display in
6 which each pixel is independently driven (as opposed to a cathode ray tube, in which all
7 pixels are commonly driven by a modulated beam).

8 The skilled reader should appreciate that it is not necessary that all pixels in the
9 display be of the same shape or size, nor that the display array be rectangular or regular.
10 In some applications, it may be desirable that only a subset of the pixels in the display be
11 built according to this invention. For example, a display might have a low-resolution area
12 in which the pixels are large enough that it is acceptable, or perhaps even desirable, that
13 the pixel value storage be located under the respective pixel display cells, and a
14 high-resolution area in which this invention is employed and the pixel storage is located
15 elsewhere. In such cases, the pixel storage could be located remotely from the entire
16 display, or it might be located under the low-resolution area's cells. A wide variety of
17 configurations will be appreciated, in light of this disclosure.

18 A hypothetical graph of an applied voltage versus time, i.e., a drive signal (e.g., a
19 PWM waveform) is shown in Figure 4A for a silicon light modulator in accordance with
20 one embodiment of the present invention. Within a first refresh time period, T_r , 150a, the
21 drive signal including a first transition 155a and during the next cycle, i.e., within a
22 second refresh time period, T_r , 150b, the drive signal including a second transition 155b
23 may be applied to the pixel electrode 96(1) of Figure 2, for example. Each transition of
24 the first and second transitions 155a, 155b, separates the drive signal in a first and second
25 pulse intervals. The first pulse interval of the second refresh time period 150b is
26 indicated as the "ON" time, T_{on} , as an example.

1 In some embodiments, the “ON” time, T_{on} , of the drive signal of Figure 4A is a
2 function, f_{pwm} , of the current pixel value, p , where $p \in [0, 2^n - 1]$, n is the number of bits in
3 a color component (typically 8 for some computer systems), $T_{on} \in [0, T_r]$, and T_r is a
4 constant refresh time. For example, if f_{pwm} , is linear, then T_{on} may be given by the
5 following equation:

6
$$T_{on} = f_{pwm}(p) = \frac{p}{2^n - 1} T_r \quad (1)$$

7 The first and second refresh time periods, i.e., T_r , 150a and 150b, may be
8 determined depending upon the response time, i.e., T_{resp} , of the liquid crystal (LC)
9 material along with an update rate, i.e., T_{update} , (e.g., the frame rate) of the content that
10 the display system 10 (Figure 1) may display when appropriately driven. Ideally, the
11 refresh time periods, i.e., T_r , 150a and 150b may be devised to be shorter than that of the
12 update rate, T_{update} , of the content, and the minimum “ON” time, minimum (T_{on}), may be
13 devised to be larger than the response time, T_{resp} , of the LC material. However, T_{on} , may
14 be time varying as a pixel value “ p ” may change over time.

15 It is often desirable to use a non-linear function for f_{pwm} to match this function
16 with other non-linear aspects of the display system 10. The function f_{pwm} may be realized
17 through a variety of conventional hardware. As the function f_{pwm} is a function of the
18 pixel value “ p ,” some portion of this hardware may be locally disposed at each pixel in
19 the display system 10, e.g., the linear SLM 50 of Figure 2 or the nonlinear SLM 100 of
20 Figure 3. In any event, by advantageously moving as much of the functionality as
21 possible into components that can be globally shared, i.e., within the global drive circuit
22 24 of Figure 1, this hardware portion that is disposed locally at each pixel may be
23 significantly reduced. As an example, Figure 3 illustrates an SLM that uses this
24 approach. In this example, the display system 10 employs the LUT 132 to generate the
25 PWM function f_{pwm} that is non-linear in nature.

1 Another useful feature according to one embodiment of the present invention
2 enables the display system 10 to adjust the portion of the first and second refresh time
3 periods, i.e., T_r , 150a and 150b, that is devoted to the PWM waveform. By adding
4 additional delay, the LCD system 10 can produce an adjusted PWM waveform shown in
5 Figure 4B, which shows another hypothetical graph of the applied voltage versus time
6 that is selectively adjusted to provide an adjusted drive signal as shown for a silicon light
7 modulator according to one embodiment of the present invention. During a refresh time
8 period, T_r , 150c the applied voltage may be adjusted to form the adjusted drive signal to
9 include a delayed transition 155c, providing an adjusted “ON” time, T_{on} , 160a.

10 As shown in Figures 2 and 3, in one embodiment, either one of the controllers A
11 55 or B 105 may operate as follows. In step 1, either one of the control logics A 75 or B
12 125 may present a “start” signal (e.g., the start signal 22 of Figure 1) to each PWM driver
13 circuitry (N) 94 or (M) 144, which may generate a corresponding PWM waveform for the
14 attached pixel at each pixel electrode of the pixel electrodes (N) 96 or (M) 146. In step 2,
15 each PWM driver circuitry (N) 94, or (M) 144 in each pixel turns its output “ON” in
16 response to the “start” signal.

17 The n-bit counter 80 (where “n” may be the number of bits in a color component)
18 may begin counting up from zero at a frequency given by $2^n/T_r$ in step 3. In step 4, each
19 pixel monitors the counter value using comparator circuits (N) 92 that compares two n-bit
20 values, i.e., the counter and pixel values “c,” “p” for equality. An n-bit register (N) 85
21 may hold the current pixel value for each pixel. When a pixel finds that the counter value
22 “c” is equal to its pixel value “p,” the PWM driver circuitry (N) 94 turns its output
23 “OFF.” This process repeats in an iterative manner by repetitively going back to the step
24 1 based on a particular implementation.

25 Forced delays may be introduced in some embodiments to generate an adjusted
26 PWM waveform, for example, having a time period indicated as T_{pwm} 165. In particular,

1 a first force “ON” time, T_{f1} , 170a, and a second force “ON” time, T_{f2} , 170b, may be
2 introduced in one embodiment. Adding additional delay between the steps 2 and 3
3 creates the first force “ON” time, T_{f1} . Adding additional delay between the steps 3 and 4
4 creates the second force “OFF” time, T_{f2} . Although adding these times can bound the
5 minimum and maximum portion of the first and second refresh time periods, i.e., T_r , 150a
6 and 150b, that is spent within the PWM waveform during the “ON” state, however, a new
7 PWM waveform with a single transition may still be generated accordingly.

8 At each pixel, the output waveform of the PWM driver circuitry (N) 94 (which
9 drives the LC material) is “ON” for “p” counter increments (p is the pixel value).
10 Because there are 2^n clock ticks each refresh time, T_r , this generates a linear PWM
11 waveform given by Equation (1). The logic necessary to load video data (e.g. pixel
12 values) into the pixel array is not shown. However, if the video data, i.e., a pixel value
13 load occurs asynchronously to the PWM behavior, either one of the control logics A 75
14 may direct the PWM driver circuitry (N) 94 to turn “OFF” its output when writing a
15 value less than the current counter value into any pixel. With appropriate design, the
16 logic to perform this additional comparison can be located outside of the pixel array since
17 this operation does not depend on a pixel value.

18 Since transfer curves for most LC material are non-linear, it is desirable to be able
19 to generate non-linear PWM functions. Figure 3 illustrates a modified version of the
20 system shown in Figure 2 that allows for non-linear PWM functions, f_{pwm} . In this figure,
21 the counter value “c” that is provided to the pixels comes from the look-up-table (LUT)
22 132. The values in the LUT 132 may be monotonically increasing and in the interval $[0,$
23 $2^n-1]$, for example. The LUT 132 is indexed by the output of the m-bit counter 130 that
24 operates at a higher frequency, $2^m/T_r$, than the n-bit counter 80 from Figure 2 (i.e., $m > n$).

25 In this way, the LUT 132 in conjunction with the m-bit counter 130 may allow the
26 nonlinear SLM 100 to quantize the refresh interval into 2^m intervals (where $m > n$) so that

1 it can provide a fine control over the duration of the “ON” times for a PWM waveform
2 according to one embodiment. Accordingly, the embodiment in Figure 3 may add non-
3 linearity by chopping up the refresh time into smaller chunks (2^m chunks, specifically)
4 and then use the LUT 132 to map the smaller chunks onto pixel values. For example, at
5 count “i,” all pixels with value “p” (i.e., LUT[i] = p) may be turned “OFF.” By
6 appropriately programming the LUT 132, non-linear PWM functions may be suitably
7 furnished. Likewise, using the LUT 132, in some embodiments, forced delays may also
8 be introduced by programming the transitions for pixel values to occur after the m-bit
9 counter 130 reaches a value that corresponds to the force “ON” time and by making sure
10 that all pixel values transition before the force “OFF” time.

11 By selecting the values in the LUT 132, the time that a given n-bit value is
12 presented to the pixels may be suitably varied (note that in the linear case, all n-bit values
13 are presented to the pixel for the same duration). Instead of varying the m-bit counter
14 130 signal over time as is done in Figure 3, it is also possible to allow for non-linear
15 PWM functions by changing the rate at which the counter 130 circuit is clocked by
16 dynamically changing this clocking signal with a voltage-controlled oscillator. By
17 allowing the ability to program the values in the LUT 132 dynamically, the PWM
18 function, f_{pwm} may be tuned to a specific transfer curve associated with the LC material
19 that, e.g., the display system 10 of Figure 1 may use.

20 A PWM signal generator 175 (i.e., either a combination of all the plurality of the
21 signal generators 70(1) through 70(N) of Figure 2 or a combination of all the plurality of
22 the signal generators 120(1) through 120(N) of Figure 3) is shown in Figure 5 to digitally
23 drive pixels from pulse width modulated waveforms in accordance with one embodiment
24 of the present invention. While the scope of the present invention is not so limited in this
25 respect, a single pass through the PWM signal generator 175 for one refresh period or
26 interval is illustrated in Figure 5, as an example.

1 Each register 85 (Figure 2) of the plurality of registers 85(1) through 85(N) may
2 dynamically receive video data associated with a different display element to cause the
3 “ON” time within the refresh period based on the corresponding linearly pulse width
4 modulated waveform at block 180. Corresponding digital information including video
5 data having a corresponding pixel value may be programmably received at each display
6 element. More specifically, each register 85 of the plurality of registers 85(1) through
7 85(N) may store the corresponding pixel value 90 of the plurality of pixel values 90(1)
8 through 90(N) at block 182.

9 At each pixel electrode 96 (Figure 2) of the plurality of the pixel electrodes 96(1)
10 through 96(N), the start signal 22 (Figure 1) may be received in block 184. Each PWM
11 driver circuitry 94 (Figure 2) of the plurality of PWM driver circuitry 94(1) through
12 94(N) may form a respective pulse width modulated waveform based on associated
13 digital information at the pixel at block 186. According to one embodiment, each signal
14 generator 70 (Figure 2) of the plurality of signal generators 70(1) through 70(N) may
15 determine the timing for a single transition to form the corresponding pulse width
16 modulated waveform based on the current digital information at block 188.

17 When provided, the single transitions of the corresponding pulse width modulated
18 waveforms may control the optical outputs from the associated display elements within a
19 refresh period. Additionally, each signal generator 70 of the plurality of signal generators
20 70(1) through 70(N) may drive an associated display element from the corresponding
21 pulse width modulated waveform, providing a dynamically changing optical output based
22 on the current digital information made available.

23 A check at the diamond 190 may provide a desired transition in each pulse width
24 modulated waveform driving the associated display element, as each comparator 92
25 (Figure 2) of the plurality of comparators 92(1) through 92(N) may compare the global
26 digital information, i.e., the count with the local digital information. If determined to be

1 equal, the pulse width modulated waveforms may be turned “OFF” at block 192.
2 Conversely, if determined to be different, the pulse width modulated waveforms may be
3 kept “ON” at block 194.

4 To digitally drive pixels from pulse width modulated waveforms, a control logic
5 200 (e.g., for the global drive circuit 24 of Figure 1) and a pixel logic 205 (e.g., for each
6 local drive circuit of the plurality of local drive circuits (1, 1) 30a through (N, 1) 30b of
7 Figure 1) consistent with one embodiment of the present invention are shown in Figure 6.
8 For the ease of the presentation, a hypothetical dotted line 210 functionally distinguishes
9 the control logic 200 from the pixel logic 205. According to one embodiment, to provide
10 digital information entails sending a pixel value to each display element at block 215
11 using the control logic 200. A corresponding pixel value may be received at each display
12 element for storage in a register located at each display element at block 217. At block
13 219, the start signal 22 (Figure 1) may also be sent from the control logic 200 to each
14 display element.

15 Specifically, to drive the display element, e.g., the pixel, the start signal 22
16 (Figure 1) may be properly received at the pixel logic 205 at block 221. A count may be
17 started by the control logic 200 at block 223 for iteratively providing multiple count
18 values to the pixel logic 205. A check at diamond 225 may compare the current count
19 value “COUNT” to a predefined value, for example, a maximum value “MAX.” If the
20 “COUNT” is determined to be same as that the “MAX,” a first refresh interval is over
21 and another pass may begin. Conversely, a looping sequence occurs by first
22 incrementing the “COUNT” at block 227, and then returning for another comparison to
23 the diamond 225. However, in accordance with one embodiment, each incremented
24 “COUNT” may be iteratively reported back to the pixel logic 205 at block 229 until the
25 “COUNT” reaches the “MAX.” In this way, cooperatively the control logic 200 and
26 pixel logic 205 go through a single pass during a single refresh period. This routine may

1 be repeated based on a particular application, desiring a display over multiple refresh
2 periods.

3 By starting the count in block 223 for subsequent reporting thereof to each display
4 element, and responsive to the start signal 22 (Figure 1) and the count at block 233, a
5 modulated signal may be generated accordingly for each display element. In doing so,
6 the pixel value may be compared to the count at block 235; the timing of a respective
7 single transition may be determined to drive each display element.

8 In this way, based on a determination for timing of a prospective single transition
9 for each display element, a single transition may be suitably caused in each modulated
10 signal at block 237. When the global and local digital information, i.e., the pixel value
11 and the count are substantially equal, one transition may be caused from an “ON” logic
12 state to an “OFF” logic state in the modulated signal, as an example, stopping the display
13 at block 239. On the other hand, another transition may be caused from an “OFF” logic
14 state to an “ON” logic state in the modulated signal when the global and local digital
15 information are different, iterating back to receive a new count at the block 233.

16 Thus, one embodiment of the present invention locally generates a PWM
17 waveform to digitally drive a pixel. The PWM waveform includes a single “ON” pulse
18 rather than the addition of non-overlapping “ON” pulses (i.e., there is a single “ON” to
19 “OFF” transition in the PWM waveform each refresh period). Moreover, the PWM
20 waveform may be a non-linear function of the pixel value. In addition, the PWM
21 waveform may be programmed to match the transfer characteristics of the LC material.

22 Such a single “ON” pulse based technique may afford several advantages in one
23 embodiment of the present invention. For instance, by providing a single “ON” pulse, a
24 display device or display system architecture (e.g., digital pixel architectures for a digital
25 SLM device) may better control the LC material being driven. In contrast, this type of
26 control may be significantly lacking in some situations with approaches that add up

1 multiple non-overlapping pulses to build the PWM waveform. By allowing total
2 programmability of the PWM waveform, in one embodiment, the display device or
3 display system architecture may be relatively better tuned to a particular LC material than
4 a system that simply uses a fixed waveform, as this scheme may allow the duty cycle of
5 the fixed waveform to vary either as a linear or nonlinear function of pixel value with a
6 single “ON” pulse.

7 Figure 12 illustrates one embodiment of a method 400 of operation of the
8 invention. A pixel value is received (401) from the pixel value source. A counter value is
9 received (402) from the global counter. A digital function is performed (403) on the
10 counter value and the pixel value. As described above, the digital function may be a
11 comparison, or other suitable operation. If (404) the digital operation gave a first result
12 (“0”), the pixel is turned off (405). Otherwise, if the digital operation gave a second result
13 (“1”), the pixel is turned on (406). The reader will appreciate that the digital operation
14 need not be a binary operation.

15 The reader will further appreciate that, in many embodiments, it will be desirable
16 to maintain some degree of synchronization between the counter update events, the pixel
17 value events, and the display commit events. In one typical embodiment, the pixel values
18 may arrive asynchronously with regard to the counter increment events, but the pixel
19 commit events may be synchronized with the counter events such that the commit only
20 happens when the counter has reached the end of a counter cycle, such as when it wraps
21 (407) back around to an initial value such as zero. This synchronization will help avoid
22 presentation of false pixel values to the display, or, in other words, latching
23 incompletely-ramped values to the output.

24 At the appropriate synchronization time, if (408) the region update has not been
25 completed, operation continues by receiving a next pixel value (401). Otherwise, the new
26 pixel values are committed (409) to the display. Then, operation can continue with

1 updating of a next region or frame. The reader will appreciate that this is but one example
2 of a method of operation of a double-buffering system according to this invention, and
3 that various modifications can readily be made to this example method within the scope
4 of the invention.

5 While the present invention has been described with respect to a limited number
6 of embodiments, those skilled in the art will appreciate numerous modifications and
7 variations therefrom. It is intended that the appended claims cover all such modifications
8 and variations as fall within the true spirit and scope of this present invention.